

S/N 08/902,133

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Leonard Forbes et al.

Examiner: Allan R. Wilson

Serial No.: 08/902,133

Group Art Unit: 2815

Filed: July 29, 1997

Docket: 303.356US1

Title: MEMORY DEVICE

AMENDMENT UNDER 37 C.F.R. § 1.312

Mail Stop Issue Fee
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

In response to the Notice of Allowance and Notice of Allowability mailed April 17, 2006,
please amend as follows:

In the Claims

1. (Canceled)
2. (Previously Presented) The memory cell of claim 29, wherein materials comprising at least one of the storage electrode and the insulator are selected to have an electron affinity causing the barrier energy to be selected at less than approximately 0.8 eV.
3. (Previously Presented) The memory cell of claim 29, wherein the barrier energy is selected to obtain a desired data charge retention time of less than or equal to approximately 40 seconds at 250 degrees Celsius.
4. (Previously Presented) The memory cell of claim 29, wherein the barrier energy is selected to obtain a desired erase time of less than approximately 1 second.
5. (Previously Presented) The memory cell of claim 29, wherein the barrier energy is selected to obtain a desired erase voltage of less than approximately 12 Volts.
- 6-7. (Canceled)
8. (Previously Presented) The memory cell of claim 29, wherein the barrier energy is less than approximately 1.0 eV.
9. (Previously Presented) The memory cell of claim 29, wherein the storage electrode is isolated from conductors and semiconductors.
10. (Previously Presented) The memory cell of claim 29, wherein the storage electrode is transconductively capacitively coupled to a channel.
11. (Canceled)

12. (Previously Presented) The memory cell of claim 28, wherein materials comprising at least one of the storage electrode and the insulator are selected to have an electron affinity causing the barrier energy to be selected at less than approximately 1.2 eV.
13. (Previously Presented) The transistor of claim 28, wherein the barrier energy is selected to obtain a data charge retention time of the transistor that is adapted for dynamic refreshing of charge stored on the floating gate.
14. (Previously Presented) The transistor of claim 28, wherein the floating gate is isolated from conductors and semiconductors.
- 15-17. (Canceled)
18. (Currently Amended) A transistor comprising:
- a source region;
 - a drain region;
 - a channel region between the source region and the drain region;
 - a floating gate separated from the channel region by an insulator, the floating gate being conductively doped and comprising a material that has a smaller [[an]] electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV, the insulator having a larger electron affinity than silicon dioxide;
 - a control electrode, separated from the floating gate by an intergate dielectric; and
 - wherein the intergate dielectric has a permittivity that is higher than a permittivity of silicon dioxide, wherein:
 - the insulator comprises a material that has a larger electron affinity than silicon dioxide;
 - the floating gate comprises polycrystalline or microcrystalline silicon carbide;
 - the barrier energy is less than approximately 2.0 eV; and
 - an area of a capacitor formed by the control electrode, the floating gate, and the intergate

dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.

19. (Previously Presented) A transistor comprising:
a source region;
a drain region;
a channel region between the source region and the drain region;
a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has an electron affinity less than or equal to 2.7 eV and a barrier energy between the floating gate and the insulator being less than approximately 1.7 eV;
a control electrode, separated from the floating gate by an intergate dielectric; and
wherein the intergate dielectric has a permittivity that is higher than a permittivity of silicon dioxide.

20. (Previously Presented) The transistor of claim 28, wherein the floating gate is capacitively separated from the channel region for providing transconductance gain.

21-27. (Canceled)

28. (Previously Presented) A transistor comprising:
a source region;
a drain region;
a channel region between the source region and the drain region;
a floating gate separated from the channel region by an insulator, the floating gate being conductively doped and comprising a material that has an electron affinity less than or equal to 2.7 eV and a barrier energy between the floating gate and the insulator being less than approximately 1.8 eV, the insulator having a larger electron affinity than silicon dioxide;
a control electrode, separated from the floating gate by an intergate dielectric; and

wherein the intergate dielectric has a permittivity that is higher than a permittivity of silicon dioxide.

29. (Previously Presented) A memory cell comprising:

a storage electrode comprising a material that has an electron affinity less than or equal to 2.7 eV to store charge;

an insulator adjacent to the storage electrode, wherein a barrier energy between the insulator and the storage electrode is less than approximately 1.8 eV, the insulator having a larger electron affinity than silicon dioxide;

a control electrode separated from the storage electrode by an intergate dielectric; and

wherein the intergate dielectric has a permittivity that is higher than a permittivity of silicon dioxide.

30-31. (Canceled)

32. (Currently Amended) A memory device comprising:

a plurality of memory cells, wherein each memory cell includes a transistor comprising:

a source region;

a drain region;

a channel region between the source and drain regions;

a floating gate separated from the channel region by an insulator, the floating gate ~~floating gate~~ being conductively doped and comprising a material that has an electron affinity less than or equal to 2.7 eV and a barrier energy between the floating gate and the insulator being less than approximately 1.8 eV, the insulator having a larger electron affinity than silicon dioxide; and

a control gate located adjacent to the floating gate and separated therefrom by an intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

33-34. (Canceled)

35. (Previously Presented) The memory device of claim 32 wherein the barrier energy is selected to obtain a data charge retention time for each transistor that is adapted for dynamic refreshing of charge stored on the floating gate.

36. (Previously Presented) The memory device of claim 32 wherein the floating gate of each transistor is isolated from conductors and semiconductors.

37-38. (Canceled)

39. (Currently Amended) A memory device comprising:
a plurality of memory cells, wherein each memory cell includes a transistor comprising:
a source region;
a drain region;
a channel region between the source and drain regions;
a floating gate separated from the channel region by an insulator, the floating gate ~~floating gate~~ being conductively doped and comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV, the insulator having a larger electron affinity than silicon dioxide; and
a control gate located adjacent to the floating gate and separated therefrom by an intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide, wherein:
the floating gate comprises polycrystalline or microcrystalline silicon carbide;
the barrier energy is less than approximately 2.0 eV; and
an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region of each transistor.

40. (Previously Presented) The memory device of claim 32 wherein the floating gate of each transistor is capacitively separated from the channel region for providing transconductance gain.

41. (Previously Presented) The transistor of claim 19 wherein:
an area of a capacitor formed by the control electrode, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.

42. (Previously Presented) The memory cell of claim 29, further comprising:
a source region in a substrate;
a drain region in the substrate;
a channel region in the substrate between the source region and the drain region; and
wherein:
the storage electrode comprises $\text{Si}_{1-x}\text{C}_x$;
the insulator is between the storage electrode and the channel region, and the barrier energy is less than approximately 0.6 eV; and
an area of a capacitor formed by the control electrode, the storage electrode, and the intergate dielectric is larger than an area of a capacitor formed by the storage electrode, the insulator, and the channel region.

43. A transistor comprising:
a source region in a substrate;
a drain region in the substrate;
a channel region in the substrate between the source region and the drain region;
an insulator comprising a material that has a larger electron affinity than silicon dioxide;
a floating gate separated from the channel region by the insulator, the floating gate comprising a material that has an electron affinity less than 2.7 eV and a barrier energy between the floating gate and the insulator being less than approximately 1.7 eV; and

a control gate, separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

44. (Previously Presented) A transistor comprising:

- a source region in a substrate;
- a drain region in the substrate;
- a channel region in the substrate between the source region and the drain region;
- an insulator comprising a material that has a larger electron affinity than silicon dioxide;
- a floating gate separated from the channel region by the insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV; and
- a control gate, separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide, wherein:
 - the insulator comprises amorphous silicon carbide;
 - the floating gate comprises polycrystalline or microcrystalline silicon carbide; and
 - the barrier energy is less than approximately 2.0 eV.

45. (Previously Presented) A transistor comprising:

- a source region in a substrate;
- a drain region in the substrate;
- a channel region in the substrate between the source region and the drain region;
- a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has an electron affinity less than 2.7 eV and a barrier energy between the floating gate and the insulator being less than approximately 1.8 eV, the insulator having a larger electron affinity than silicon dioxide; and
- a control gate, separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

46. (Previously Presented) A transistor comprising:
- a source region in a substrate;
 - a drain region in the substrate;
 - a channel region in the substrate between the source region and the drain region;
 - a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV, the insulator having a larger electron affinity than silicon dioxide; and
 - a control gate, separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide, wherein:
 - the floating gate comprises polycrystalline or microcrystalline silicon carbide;
 - an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region; and
 - the barrier energy is less than approximately 2.0 eV.
47. (Previously Presented) A transistor comprising:
- a source region in a substrate;
 - a drain region in the substrate;
 - a channel region in the substrate between the source region and the drain region;
 - a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has an electron affinity less than or equal to 2.7 eV and a barrier energy between the floating gate and the insulator being less than approximately 1.8 eV, the insulator having a larger electron affinity than silicon dioxide;
 - a control gate, separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide; and
 - wherein an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.

48. (Previously Presented) A transistor comprising:
- a source region in a substrate;
 - a drain region in the substrate;
 - a channel region in the substrate between the source region and the drain region;
 - a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has a smaller electron affinity less than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV, the insulator having a larger electron affinity than silicon dioxide;
 - a control gate, separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide; and
 - wherein an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region, wherein:
 - the floating gate comprises polycrystalline or microcrystalline silicon carbide; and
 - the barrier energy is less than approximately 2.0 eV.
49. (Previously Presented) A transistor comprising:
- a source region in a substrate;
 - a drain region in the substrate;
 - a channel region in the substrate between the source region and the drain region;
 - an insulator comprising a material that has a larger electron affinity than silicon dioxide;
 - a floating gate separated from the channel region by the insulator, the floating gate comprising a material that has an electron affinity less than or equal to 2.7 eV and a barrier energy between the floating gate and the insulator being less than approximately 1.8 eV;
 - a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide; and
 - an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.

50. (Previously Presented) A transistor comprising:
- a source region in a substrate;
 - a drain region in the substrate;
 - a channel region in the substrate between the source region and the drain region;
 - an insulator comprising a material that has a larger electron affinity than silicon dioxide;
 - a floating gate separated from the channel region by the insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV;
 - a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide; and
 - an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region, wherein:
 - the insulator comprises amorphous silicon carbide;
 - the barrier energy is less than approximately 2.0 eV; and
 - the floating gate comprises polycrystalline or microcrystalline silicon carbide.
51. (Previously Presented) A transistor comprising:
- a source region in a substrate;
 - a drain region in the substrate;
 - a channel region in the substrate between the source region and the drain region;
 - a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has an electron affinity less than or equal to 2.5 eV and a barrier energy between the floating gate and the insulator being less than approximately 1.6 eV, the insulator having a larger electron affinity than silicon dioxide; and
 - a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

52. (Previously Presented) The transistor of claim 51 wherein:
the floating gate comprises polycrystalline or microcrystalline silicon carbide; and
an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.
53. (Previously Presented) A transistor comprising:
a source region in a substrate;
a drain region in the substrate;
a channel region in the substrate between the source region and the drain region;
a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has an electron affinity less than or equal to 2.5 eV and a barrier energy between the floating gate and the insulator being less than approximately 1.6 eV;
a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide; and
wherein an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.
54. (Previously Presented) A transistor comprising:
a source region in a substrate;
a drain region in the substrate;
a channel region in the substrate between the source region and the drain region;
a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 2.0 eV;
a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide; and
wherein an area of a capacitor formed by the control gate, the floating gate, and the

intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region, wherein:

the insulator comprises a material that has a larger electron affinity than silicon dioxide;
and

the floating gate comprises polycrystalline or microcrystalline silicon carbide.

55. (Previously Presented) A memory cell comprising:

a source region in a substrate;
a drain region in the substrate;
a channel region in the substrate between the source region and the drain region;
an insulator comprising a material that has a larger electron affinity than silicon dioxide;
a floating gate separated from the channel region by the insulator, the floating gate comprising a material that has an electron affinity less than or equal to 2.7 eV and a barrier energy between the floating gate and the insulator being less than approximately 1.7 eV; and
a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

56. (Previously Presented) A memory cell comprising:

a source region in a substrate;
a drain region in the substrate;
a channel region in the substrate between the source region and the drain region;
an insulator comprising a material that has a larger electron affinity than silicon dioxide;
a floating gate separated from the channel region by the insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV; and
a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide, wherein:
the insulator comprises amorphous silicon carbide;
the barrier energy is less than approximately 2.0 eV;

the floating gate comprises polycrystalline or microcrystalline silicon carbide; and
an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.

57. (Previously Presented) A memory cell comprising:

- a source region in a substrate;
- a drain region in the substrate;
- a channel region in the substrate between the source region and the drain region;
- a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has an electron affinity less than or equal to 2.7 eV and a barrier energy between the floating gate and the insulator being less than approximately 1.8 eV, the insulator having a larger electron affinity than silicon dioxide; and
- a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

58. (Previously Presented) A memory cell comprising:

- a source region in a substrate;
- a drain region in the substrate;
- a channel region in the substrate between the source region and the drain region;
- a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately eV, the insulator having a larger electron affinity than silicon dioxide; and
- a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide, wherein:
 - the floating gate comprises polycrystalline or microcrystalline silicon carbide;
 - the barrier energy is less than approximately 2.0 eV; and
- an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is

larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.

59. (Previously Presented) A memory cell comprising:

a source region in a substrate;

a drain region in the substrate;

a channel region in the substrate between the source region and the drain region;

a floating gate separated from the channel region by an insulator, the floating gate being conductively doped and comprising a material that has an electron affinity less than 2.7 eV and a barrier energy between the floating gate and the insulator being less than approximately 1.8 eV, the insulator having a larger electron affinity than silicon dioxide;

a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide; and

wherein an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.

60. (Previously Presented) A memory cell comprising:

a source region in a substrate;

a drain region in the substrate;

a channel region in the substrate between the source region and the drain region;

a floating gate separated from the channel region by an insulator, the floating gate being conductively doped and comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV, the insulator having a larger electron affinity than silicon dioxide;

a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide; and

wherein an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator,

and the channel region, wherein:

the barrier energy is less than approximately 2.0 eV; and
the floating gate comprises polycrystalline or microcrystalline silicon carbide.

61. (Previously Presented) A memory cell comprising:

a source region in a substrate;
a drain region in the substrate;
a channel region in the substrate between the source region and the drain region;
a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has an electron affinity less than or equal to 2.5 eV and a barrier energy between the floating gate and the insulator being less than approximately 1.6 eV; and
a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

62. (Previously Presented) A memory cell comprising:

a source region in a substrate;
a drain region in the substrate;
a channel region in the substrate between the source region and the drain region;
a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 2.0 eV; and
a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide, wherein:
the insulator comprises a material that has a larger electron affinity than silicon dioxide;
the floating gate comprises polycrystalline or microcrystalline silicon carbide; and
an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.

63. (Previously Presented) A memory device comprising:

a plurality of memory cells, each memory cell comprising:

a source region in a substrate;

a drain region in the substrate;

a channel region in the substrate between the source region and the drain region;

an insulator comprising a material that has a larger electron affinity than silicon dioxide;

a floating gate separated from the channel region by the insulator, the floating gate comprising a material that has an electron affinity less than or equal to 2.7 eV and a barrier energy between the floating gate and the insulator being less than approximately 1.7 eV; and

a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

64. (Previously Presented) A memory device comprising:

a plurality of memory cells, each memory cell comprising:

a source region in a substrate;

a drain region in the substrate;

a channel region in the substrate between the source region and the drain region;

an insulator comprising a material that has a larger electron affinity than silicon dioxide;

a floating gate separated from the channel region by the insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV; and

a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide, wherein:

the insulator comprises amorphous silicon carbide;

the barrier energy is less than approximately 2.0 eV; and

the floating gate comprises polycrystalline or microcrystalline silicon carbide;

an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region; and

the memory device further comprises:

- a row decoder;
- a column decoder;
- a command and control circuit;
- a voltage control circuit; and
- wherein the memory cells are arranged in an array.

65. (Previously Presented) A memory device comprising:

a plurality of memory cells, each memory cell comprising:

- a source region in a substrate;
- a drain region in the substrate;
- a channel region in the substrate between the source region and the drain region;
- a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has an electron affinity less than 2.7 eV and a barrier energy between the floating gate and the insulator being less than approximately 1.8 eV, the insulator having a larger electron affinity than silicon dioxide; and

a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

66. (Previously Presented) A memory device comprising:

a plurality of memory cells, each memory cell comprising:

- a source region in a substrate;
- a drain region in the substrate;
- a channel region in the substrate between the source region and the drain region;
- a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier

energy between the floating gate and the insulator being less than approximately 3.3 eV, the insulator having a larger electron affinity than silicon dioxide; and

a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide, wherein:

the barrier energy is less than approximately 2.0 eV;

the floating gate comprises polycrystalline or microcrystalline silicon carbide;

an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region; and

the memory device further comprises:

a row decoder;

a column decoder;

a command and control circuit;

a voltage control circuit; and

wherein the memory cells are arranged in an array.

67. (Previously Presented) A memory device comprising:

a plurality of memory cells, each memory cell comprising:

a source region in a substrate;

a drain region in the substrate;

a channel region in the substrate between the source region and the drain region;

a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has an electron affinity less than or equal to 2.5 eV and a barrier energy between the floating gate and the insulator being less than approximately 1.6 eV; and

a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

68. (Previously Presented) A memory device comprising:
a plurality of memory cells, each memory cell comprising:
a source region in a substrate;
a drain region in the substrate;
a channel region in the substrate between the source region and the drain region;
a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 2.0 eV; and
a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide, wherein:
the floating gate comprises polycrystalline or microcrystalline silicon carbide;
the insulator comprises a material that has a larger electron affinity than silicon dioxide;
an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region; and
the memory device further comprises:
a row decoder;
a column decoder;
a command and control circuit;
a voltage control circuit; and
wherein the memory cells are arranged in an array.
69. (Previously Presented) A memory device comprising:
a plurality of memory cells, each memory cell comprising:
a source region in a substrate;
a drain region in the substrate;
a channel region in the substrate between the source region and the drain region;
a floating gate separated from the channel region by an insulator, the floating gate

being conductively doped and comprising a material that has an electron affinity less than 2.7 eV and a barrier energy between the floating gate and the insulator being less than approximately 1.8 eV, the insulator having a larger electron affinity than silicon dioxide;

a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide; and

wherein an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.

70. (Previously Presented) A memory device comprising:

a plurality of memory cells, each memory cell comprising:

a source region in a substrate;

a drain region in the substrate;

a channel region in the substrate between the source region and the drain region;

a floating gate separated from the channel region by an insulator, the floating gate being conductively doped and comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV, the insulator having a larger electron affinity than silicon dioxide;

a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide; and

wherein an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region, wherein:

the barrier energy is less than approximately 2.0 eV;

the floating gate comprises polycrystalline or microcrystalline silicon carbide; and

the memory device further comprises:

a row decoder;

a column decoder;

a command and control circuit;

a voltage control circuit; and
wherein the memory cells are arranged in an array.

71. (Previously Presented) The memory device of claim 32, further comprising:

a row decoder;
a column decoder;
a command and control circuit;
a voltage control circuit; and
wherein the memory cells are arranged in an array.

72. (Canceled)

73. (Previously Presented) A memory cell comprising:

a storage electrode to store charge, the storage electrode being conductively doped and comprising a material that has a smaller electron affinity than polycrystalline silicon;
an insulator adjacent to the storage electrode, wherein a barrier energy between the insulator and the storage electrode is less than approximately 3.3 eV, the insulator having a larger electron affinity than silicon dioxide; and

a control electrode, separated from the storage electrode by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

74. (Previously Presented) The memory cell of claim 73, further comprising:

a source region in a substrate;
a drain region in the substrate;
a channel region in the substrate between the source region and the drain region; and
wherein the insulator is between the storage electrode and the channel region; and
wherein an area of a capacitor formed by the control electrode, the storage electrode, and the intergate dielectric is larger than an area of a capacitor formed by the storage electrode, the insulator, and the channel region.

75. (Previously Presented) A memory device comprising:
a plurality of memory cells, wherein each memory cell includes a transistor comprising:
a source region;
a drain region;
a channel region between the source and drain regions;
a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has an electron affinity less than or equal to 2.7 eV and a barrier energy between the floating gate and the insulator being less than approximately 1.8 eV, the insulator having a larger electron affinity than silicon dioxide; and
a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.
76. (Previously Presented) The memory device of claim 75 wherein:
the floating gate comprises polycrystalline or microcrystalline silicon carbide;
an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region; and
the memory device further comprises:
a row decoder;
a column decoder;
a command and control circuit;
a voltage control circuit; and
wherein the memory cells are arranged in an array.
77. (Previously Presented) A memory device comprising:
a plurality of memory cells, wherein each memory cell includes a transistor comprising:
a source region;
a drain region;
a channel region between the source and drain regions;

a floating gate separated from the channel region by an insulator, the floating gate having an electron affinity less than or equal to 2.6 eV, the floating gate being capacitively separated from the channel region to provide transconductance gain, the insulator having a larger electron affinity than silicon dioxide; and

a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

78. (Previously Presented) A memory device comprising:

a plurality of memory cells, wherein each memory cell includes a transistor comprising:

a source region;

a drain region;

a channel region between the source and drain regions;

a floating gate separated from the channel region by an insulator, the floating gate being capacitively separated from the channel region to provide transconductance gain, the insulator having a larger electron affinity than silicon dioxide; and

a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide, wherein:

the floating gate comprises polycrystalline or microcrystalline silicon carbide and has a smaller electron affinity than polycrystalline silicon;

a barrier energy between the floating gate and the insulator is less than approximately 3.3 eV;

an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region; and

the memory device further comprises:

a row decoder;

a column decoder;

a command and control circuit;

a voltage control circuit; and

wherein the memory cells are arranged in an array.

Conclusion

Claims 18, 32 and 39 have been amended to correct typographical errors. It is respectfully submitted that these changes do not introduce new matter, and the claims are allowable without further search or consideration. Therefore, entry is appropriate under Rule 312, and is respectfully requested.

Respectfully submitted,


LEONARD FORBES ET AL.

By their Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.
P.O. Box 2938
Minneapolis, MN 55402
(612) 371-2157

Date 17 July 2006

By


David R. Cochran
Reg. No. 46,632

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Mail Stop Issue Fee, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on this 17 day of July 2006.


Name


Signature